Abstract : A charge-based flash analog digital converter (ADC) circuit architecture is presented, which can be used in various artificial neural network (ANN) applications where compactness and high conversion speed are critical. The 4-bit $'& KDV EHHQ UHDOL]HG ZLWK P GRXEOHSRO\ SURFHVV DQG tested, confirming its linearity over the full range and a conversion speed of 10 Msamples / s.
Introduction :
The requirements of A/D conversion in mixed analog-digital ANN architectures may impose unique specifications on ADC circuit performance which are quite different from classical ADC performance requirements. The silicon area occupied by the ADC should be minimized, since a large number of such units are typically needed in ANN architectures. The sampling speed should be as high as possible, in order to accommodate fast-changing input signals such as those encountered in real-time image processing and pattern recognition. The required accuracy (resolution), on the other hand, may be lower than that used in most of classical ADC applications, since the inherently error-tolerant properties of ANN operation typically compensates for the lower resolution of the processed signal.
Here, we present a very compact flash ADC circuit architecture which is based on the charge-based Capacitive Threshold Logic (CTL) circuit concept introduced earlier [1] . The circuit is CMOS-compatible, operates on a simple twophase non-overlapping clock scheme, and it requires no externally generated reference voltage levels other than VDD and GND for its operation.
Circuit description :
The circuit diagram of a 4-bit CTLbased ADC is given in Fig. 1 . The converter essentially consists of four threshold logic gates, i.e., four capacitive rows, which accommodate analog and digital input signals. The capacitive threshold logic gates are actually connected in a cascade configuration; the gate that generates the most significant bit (MSB) output is directly driven by the analog input signal, whereas the gates that generate the lesser significant bits are driven by the analog input as well as by the higher-order digital output signals. At the functional level, the operation of the four CTL gates can be described as follows: Note that the four output bits (VOUT0 through VOUT3) are generated by four "threshold decisions", each of which is performed by a mixed-input CTL gate. The inherently recursive nature of the decision process described in (1) implies that the LSB-delay is proportional to the number of bits in the output word, and that the higher-order outputs create a ripple effect for the lower-order bits. Yet, the entire conversion operation given in (1) can be completed in a single clock cycle.
As opposed to earlier, similar charge-based ADC architectures [2] , [3] , this circuit does not require a subsequent decoder circuitry to convert a "thermometer code" output of voltage comparators into conventional binary output. In the following, we examine the operation of a single mixed-input CTL gate, which comprises the basic building block of the four stage capacitive ADC structure shown in Fig. 1 . Note that each CTL gate consists of a row of weighting capacitors, and a chain of inverters which functions as a voltage comparator (see Fig. 2 ). Figure 2 : Circuit description of a mixed-input CTL gate.
Here, CA denotes the weight capacitor of the analog input V A , Ci denote the weight capacitors of the digital inputs, and CT denotes the threshold capacitor (note that all of these capacitors are realized as integer multiples of a unit capacitor).
The mixed-input CTL gate operates with a two-phase nonoverlapping clock scheme consisting of a reset (precharge) phase (φR) and an evaluation phase (φE). During the reset phase, the total charge accumulated in the capacitive row is given by:
where Vth1 is the logic threshold voltage of the first inverter within the voltage comparator. During the evaluation phase, all inputs (analog and digital) are applied to the bottom plates of the respective capacitors, while the threshold capacitors are connected to ground. The amount of total charge in the capacitive row is now given by:
Since the total row charge during the reset phase must be equal to the row charge during the evaluation phase (due to charge conservation), the row voltage must exhibit a certain amount of perturbation during the evaluation phase. This row voltage perturbation can be found as:
Note that the first inverter of the comparator circuit is biased exactly at inversion threshold, which is also the operating point with the highest gain, at the beginning of the evaluation phase. Depending on the direction of the voltage perturbation ¨Vrow , the inverter output will switch to Logic "0" or "1". Thus:
It can be seen that (5) and (6) correspond to the basic mixedinput threshold equations that are needed to implement the recursive threshold decisions described in (1). This mixedinput (analog/digital) CTL gate constitutes a versatile generalization of the digital CTL gate, which was introduced earlier for various compact high-speed logic applications with large fan-in [1] , [3] . Note that the circuit requires no analog reference voltage levels for its operation. All capacitors are realized as integer multiples of a rectangular unit capacitor, which consists of a POLY1/POLY2 overlap region. Realization and Operation of the ADC : The 4-bit flash ADC structure described in Fig. 1 has been realized using a 0.8 micron double-poly CMOS process. Figure 3 shows the RYHUDOO OD\RXW RI WKH $'& ZKLFK PHDVXUHV P E\ P With further layout compaction, the area of the ADC can be reduced by an additional 15-20%, resulting in an overall area of less than 0.03mm 2 for the 4-bit ADC. The measured static input/output characteristic of the 4-bit ADC is shown in Fig. 4 . It can be seen that the circuit exhibits correct monotonic output behavior over the entire range, with no missing output codes. Despite of an inadvertent layout error in the test circuit which led to slightly different capacitance values than actually intended, the integral nonlinearity is found to be less than ±1 LSB over the full range. The typical measured input-to-output transient response time of the ADC does not exceed 60ns, which qualifies this simple charge-based ADC architecture for high-speed applications. Complete dynamic characterization of the circuit is currently continuing. 
